

09-20-00

A

00/67/60
USPTO
09/20/00

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
NAKI-BM62

Total Pages in this Submission

TO THE ASSISTANT COMMISSIONER FOR PATENTSBox Patent Application
Washington, D.C. 20231

Transmitted herewith for filing under 35 U.S.C. 111(a) and 37 C.F.R. 1.53(b) is a new utility patent application for an invention entitled:

CONTACTLESS IC CARD FOR PREVENTING INCORRECT DATA RECOVERY IN
DEMODULATION OF AN AMPLITUDE-MODULATED CARRIER WAVE

and invented by:

Joji NAKANE and Tatsumi SUMI

J-515 US PTO 09/20/00
00/67/60If a **CONTINUATION APPLICATION**, check appropriate box and supply the requisite information: Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Which is a:

 Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Which is a:

 Continuation Divisional Continuation-in-part (CIP) of prior application No.: _____

Enclosed are:

Application Elements

1. Filing fee as calculated and transmitted as described below
2. Specification having 25 pages and including the following:
 - a. Descriptive Title of the Invention
 - b. Cross References to Related Applications (*if applicable*)
 - c. Statement Regarding Federally-sponsored Research/Development (*if applicable*)
 - d. Reference to Microfiche Appendix (*if applicable*)
 - e. Background of the Invention
 - f. Brief Summary of the Invention
 - g. Brief Description of the Drawings (*if drawings filed*)
 - h. Detailed Description
 - i. Claim(s) as Classified Below
 - j. Abstract of the Disclosure

UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.
NAK1-BM62

Total Pages in this Submission

Application Elements (Continued)

3. Drawing(s) (when necessary as prescribed by 35 USC 113)
a. Formal Number of Sheets 10
b. Informal Number of Sheets _____

4. Oath or Declaration
a. Newly executed (original or copy) Unexecuted
b. Copy from a prior application (37 CFR 1.63(d)) (for continuation/divisional application only)
c. With Power of Attorney Without Power of Attorney
d. DELETION OF INVENTOR(S)
Signed statement attached deleting inventor(s) named in the prior application,
see 37 C.F.R. 1.63(d)(2) and 1.33(b).

5. Incorporation By Reference (usable if Box 4b is checked)
The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under
Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby
incorporated by reference therein.

6. Computer Program in Microfiche (Appendix)

7. Nucleotide and/or Amino Acid Sequence Submission (if applicable, all must be included)
a. Paper Copy
b. Computer Readable Copy (identical to computer copy)
c. Statement Verifying Identical Paper and Computer Readable Copy

Accompanying Application Parts

8. Assignment Papers (cover sheet & document(s))

9. 37 CFR 3.73(B) Statement (when there is an assignee)

10. English Translation Document (if applicable)

11. Information Disclosure Statement/PTO-1449 Copies of IDS Citations

12. Preliminary Amendment

13. Acknowledgment postcard

14. Certificate of Mailing

First Class Express Mail (Specify Label No.): EL695200006US

**UTILITY PATENT APPLICATION TRANSMITTAL
(Large Entity)**

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Docket No.

Total Pages in this Submission

Accompanying Application Parts (Continued)

15. Certified Copy of Priority Document(s) (*if foreign priority is claimed*)

16. Additional Enclosures (*please identify below*):

Fee Calculation and Transmittal

CLAIMS AS FILED

For	#Filed	#Allowed	#Extra	Rate	Fee
Total Claims	14	- 20 =	0	x \$18.00	\$0.00
Indep. Claims	1	- 3 =	0	x \$78.00	\$0.00
Multiple Dependent Claims (check if applicable)	<input type="checkbox"/>				\$0.00
				BASIC FEE	\$690.00
OTHER FEE (specify purpose)	Assignment Recordation Fee				\$40.00
				TOTAL FILING FEE	\$730.00

Signature
Joseph W. Price, Reg. No. 25,124
PRICE and UBELL
2100 S.E. Main Street, Suite 250
Irvine, CA 92614
Tel: 949-261-8433

Dated: September 19, 2000

CC:

TITLE OF THE INVENTION

CONTACTLESS IC CARD FOR PREVENTING INCORRECT DATA

5 This application is based on an application No. H11-268632
filed in Japan, the content of which is hereby incorporated by
reference.

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a contactless IC card for receiving a carrier wave amplitude-modulated with a modulation factor lower than 100% and demodulating the amplitude-modulated carrier wave to recover data carried thereon, and in particular relates to a technique for preventing incorrect data recovery in the demodulation.

Description of Related Art

In recent years, a contactless IC card system made up of an IC card and a reader/writer (hereinafter, "R/W") which performs contactless data communication with the IC card through a fixed-frequency carrier wave has been increasingly considered for adoption in systems such as train ticket collecting systems, security systems, and electronic cash systems. The general construction of such a contactless IC card system is briefly

explained below.

Fig. 1 shows the general construction of a contactless IC card system. As illustrated, the contactless IC card system is roughly made up of a contactless IC card 10 equipped with an IC 5 11 and a loop coil 12, and an R/W 30 equipped with a loop coil 21, a modulation/demodulation unit 22, a control unit 23, and an input/output unit 24.

The loop coil 21 serves as an antenna for transmitting/receiving a carrier wave which has been modulated with data, to/from the contactless IC card 10. The modulation/demodulation unit 22 modulates a carrier wave with data to be transmitted to the contactless IC card 10, or demodulates a carrier wave received from the contactless IC card 10 to recover data piggybacked thereon. The control unit 23 exercises control over the entire R/W 30, including control of modulated/demodulated data. The input/output unit 24 performs data input/output.

The R/W 30, which is installed in a train ticket collecting gate or the like, performs amplitude-modulation (ASK (Amplitude Shift Keying) modulation) on a carrier wave of a predetermined frequency (e.g. 13.56MHz) using data to be transmitted, and transmits the amplitude-modulated carrier wave to the contactless IC card 10 which is used for a season ticket or the like. Thus, for data transfer from the R/W 30 to the contactless IC card 10, ASK modulation is employed that defines digital data 0 and 1 in

accordance with the level of the amplitude of the carrier wave. Here, the modulation factor of the ASK modulation never reaches 100%. The use of ASK modulation with a modulation factor below 100% enables high speed transfer with a narrow occupied bandwidth, and therefore allows a contactless IC card to obtain a proper demodulated signal.

The contactless IC card 10 is a contactless IC card that contains no batteries. In this contactless IC card 10, the loop coil 12 receives the amplitude-modulated carrier wave from the R/W 30. The IC 11 demodulates the received carrier wave to recover the original data carried thereon, according to the demodulation method that corresponds to the modulation method employed in the R/W 30. The IC 11 then performs a predetermined process on the recovered digital data. After this, the contactless IC card 10 transmits a response signal to the R/W 30.

As is clear from the above description, data processing in the contactless IC card 10 is mainly conducted by the IC 11. The construction of this IC 11 is explained below.

Fig. 2 is a block diagram showing the construction of the IC 11. Since the contactless IC card 10 has no batteries, it derives DC power by rectifying the carrier wave transmitted from the R/W 30.

The IC 11 includes a rectifier 40 connected with the loop

coil 12 which serves as an antenna for transmitting/receiving a carrier wave to/from the R/W 30, a modulation/demodulation unit 41 connected with the rectifier 40, a control unit 42, a memory unit 43, and a voltage regulator circuit 44. Though the rectifier 40 and the modulation/demodulation unit 41 are connected in series in the figure, they may be connected in parallel.

Once the loop coil 12 has received the ASK-modulated carrier wave from the R/W 30, the rectifier 40 rectifies the carrier wave to generate a power supply voltage, and a demodulator circuit provided in the modulation/demodulation unit 41 demodulates the rectified carrier wave to obtain a demodulated signal.

Here, the demodulated signal contains not only data but also other information such as commands and addresses. The control unit 42 processes the demodulated signal based on these information, after which the data is stored in the memory unit 43. Here, the control by the control unit 42 is done in accordance with a clock signal generated from the carrier wave by a clock generator circuit (not shown in the figure).

The voltage regulator circuit 44 regulates the power supply voltage generated by the rectifier 40 not to exceed a certain threshold voltage. This voltage regulator circuit 44 is a so-called shunt regulator that can protect the circuits inside the contactless IC card 10 from getting damaged by overvoltage, in

cases such as where the distance between the contactless IC card 10 and the R/W 30 becomes too short.

A typical construction and operation of the demodulator circuit provided in the modulation/demodulation unit 41 in the contactless IC card 10 are explained next. Fig. 3 is a circuit diagram showing an example construction of the demodulator circuit.

A voltage is generated at both ends of the loop coil 12 when the loop coil 12 receives an ASK-modulated carrier wave from the R/W 30, and the generated voltage is inputted in the demodulator circuit as a power supply voltage (hereinafter, "Vdd") after undergoing rectification and envelope detection. Resistors 901 and 902 are coupled to the input of Vdd, and capacitors 903 and 904 are coupled to the junction (hereinafter, "node A") of the resistors 901 and 902. The capacitor 903 is a smoothing capacitor for eliminating noise which remains after the rectification by the rectifier 40.

The terminal of the capacitor 904 on the opposite side of node A is connected to one input terminal (hereinafter, "node B") of a comparator 908, with one end of node B being coupled with a resistor 905 that is connected to a reference voltage generator circuit for generating a reference voltage (hereinafter, "Vref"). The capacitor 904 and the resistor 905 constitute a differential circuit. Through this differential circuit, only high-frequency

components of Vdd having been voltage-divided by the resistors 901 and 902 are conveyed from node A to node B.

The reference voltage generator circuit is also connected to the other input terminal (hereinafter, "node C") of the 5 comparator 908 through a resistor 906. The comparator 908 is equipped with a latch, and is constructed so as to invert its output (i.e. demodulated signal) when the input voltage of node B exceeds a certain level relative to the input voltage of node C. More specifically, the comparator 908 has a hysteresis 10 characteristic between two threshold values (upper and lower threshold values with respect to Vref). With such a characteristic, it is possible to prevent the output of the comparator 908 from being inverted every time a slight change 15 appears in power supply voltage waveform for some reason.

Fig. 4 is a timing chart showing the voltage level of each node in the demodulator circuit shown in Fig. 3. As illustrated, the power supply voltage (Vdd) generated from the ASK-modulated carrier wave received by the loop coil 12 is voltage-divided by the resistors 901 and 902, and the resultant voltage is developed 20 at node A. Differential components of this voltage at node A are propagated to node B. If the voltage at node B exceeds any of the two threshold values (indicated by the upper and lower horizontal dotted lines in node B in the figure) with respect to the reference voltage (Vref) at node C, the demodulated signal is

inverted.

In the contactless IC card 10, the control unit 42 and the memory unit 43 consume power during their operations. Here, since the contactless IC card 10 draws its power from radio waves, its source impedance is high. This being so, momentary power consumption causes a sharp drop in power supply voltage, thereby disturbing the power supply voltage waveform and inducing such noise as indicated by arrow A or C in Fig. 4. Meanwhile, this power supply voltage waveform also carries data and accompanying information which need to be recovered through demodulation. Therefore, if noise large enough to exceed any of the threshold values of the comparator 908 is induced by a disturbance in power supply voltage waveform, the output of the comparator 908 is erroneously inverted even when there is actually no change of a data value between 0 and 1. When this happens, the original data cannot be recovered correctly.

For instance, noise due to a voltage sag at point A causes incorrect judgement of data 1 as data 0 (from point A to point B), or a voltage increase due to a rebound at point C causes incorrect judgement of data 0 as data 1 (from point C to point D).

SUMMARY OF THE INVENTION

The present invention aims to prevent incorrect data recovery

caused by disturbances in power supply voltage waveform, in a contactless IC card that receives data from an R/W through ASK modulation with a modulation factor lower than 100%.

This object can be achieved by a contactless IC card including: a demodulator circuit which receives a carrier wave that has been ASK-modulated with digital data, and demodulates the ASK-modulated carrier wave to recover the digital data; and a suspending unit which suspends the demodulation by the demodulator circuit during periods where there is no possibility of a change of a data value in the digital data.

With this construction, demodulation is suspended during periods where there is no possibility of a change of a data value (data 0 to data 1, data 1 to data 0) in the data piggybacked on the carrier wave. In so doing, even if noise occurs in power supply voltage waveform, incorrect data recovery can be avoided.

Here, the demodulator circuit may include a detector circuit, a CR time constant circuit, a reference voltage generator circuit, and a comparator circuit. The demodulation may be suspended by establishing a short between the two inputs of the comparator circuit, by reducing the output voltage of the CR time constant circuit through a change in time constant of the CR time constant circuit, or by desensitizing the comparator circuit through an increase in width of the hysteresis of the comparator

circuit.

BRITISH DESCRIPTION OF THE DRAWINGS

These and other objects, advantages and features of the invention will become apparent from the following description thereof taken in conjunction with the accompanying drawings that illustrate a specific embodiment of the invention. In the drawings:

Fig. 1 shows the general construction of a contactless IC card system:

Fig. 2 is a block diagram showing the construction of an IC shown in Fig. 1:

Fig. 3 is a circuit diagram showing an example construction of a demodulator circuit equipped in a modulation/demodulation unit in the IC shown in Fig. 2;

Fig. 4 is a timing chart showing the voltage level of each node in the demodulator circuit in Fig. 3;

Fig. 5 is a circuit diagram showing an example construction of a demodulator circuit equipped in a modulation/demodulation unit in a contactless IC card according to the first embodiment of the invention;

Fig. 6 is a timing chart showing the voltage level of each node in the demodulator circuit in Fig. 5, together with the waveform of a demodulation suspend signal;

Fig. 7 is a circuit diagram showing an example construction of a demodulator circuit equipped in a modulation/demodulation unit in a contactless IC card according to the second embodiment of the invention;

5 Fig. 8 is a circuit diagram showing an example construction of a comparator in a demodulator circuit equipped in a modulation/demodulation unit in a contactless IC card according to the third embodiment of the invention;

10 Fig. 9 is a timing chart showing the voltage level of each node in the demodulator circuit of the third embodiment, together with the waveform of the demodulation suspend signal; and

Fig. 10 is a circuit diagram showing an example construction of a demodulator circuit as a variant of the invention.

DESCRIPTION OF THE PREFERRED EMBODIMENT(S)

15 The following is a description of embodiments of the present invention with reference to the figures.

First Embodiment

20 Fig. 5 is a circuit diagram showing an example construction of a demodulator circuit equipped in a modulation/demodulation unit 41 in a contactless IC card 10 according to the first embodiment of the invention. This demodulator circuit differs with that shown in Fig. 3 in that it is equipped with a transistor 107 for short-circuiting the two input terminals

(nodes B and C) of a comparator 108 at predetermined timing to prevent the output of the comparator 108 from being inverted. The construction elements aside from the transistor 107, i.e. resistors 101 and 102, capacitors 103 and 104, resistors 105 and 5 106, and the comparator 108, are the same as those shown in Fig. 3, so that their detailed explanation has been omitted here.

To be more specific, node B and node C are respectively connected to the source and drain of the transistor 107, and a demodulation suspend signal is inputted in the gate of the transistor 107. With this construction, node B and node C are short-circuited while the demodulation suspend signal is on, thereby preventing the output of the comparator 108 from being inverted even if noise occurs in power supply voltage waveform.

Such a demodulation suspend signal is generated in the following manner. Fig. 6 is a timing chart showing the voltage level of each node in the demodulator circuit in Fig. 5, along with the waveform of the demodulation suspend signal.

The contactless IC card system embodied here conforms to ISO14443 Type B, whereby data of about 212kHz is piggybacked on a carrier wave of 13.56MHz. Though the modulation factor is set to be around 10% in this embodiment, the modulation factor is not limited to such. Also, the contactless IC card 10 here is provided with a clock generator circuit (not illustrated), from which a clock signal generated by frequency-dividing a received

carrier wave is supplied to the control unit 42, the memory unit 43, and the like. In this embodiment, a carrier wave of 13.56MHz is frequency-divided by 4, so that a clock signal of 3.39MHz is generated and supplied to the aforementioned construction elements of the contactless IC card 10.

Signals conveyed from the R/W 30 via the carrier wave include a dotting signal (e.g. "010101010") and a SYNC signal (e.g. "01010011") for establishing synchronization between the R/W 30 and the contactless IC card 10. Through the use of these signals, the control unit 42 detects the timing at which a rising or falling edge of the clock signal occurs, and the timing at which a change of a data value (data 0 to data 1, data 1 to data 0) may take place (i.e. the timing at which a transition from one bit to the succeeding bit occurs). With such detected timings, the control unit 42 can determine timings such as of reading the demodulated signal, of turning the demodulation suspend signal on, and of accessing the memory unit 43.

For instance, on receiving the SYNC signal, the control unit 42 starts counting the number of edges of the clock signal using an internal counter, and turns the demodulation suspend signal on at a rising edge (e.g. at point B) following a rising edge (e.g. at point A) where a change of a data value may take place. Since the demodulation suspend signal is inputted in the gate of the transistor 107, node B and node C are short-circuited while the

demodulation suspend signal is on. Accordingly, even when noise occurs in power supply voltage waveform during this period, the output (demodulated signal) of the comparator 108 is kept from being inverted. In the meantime, the control unit 42 accesses the memory unit 43 while the demodulation suspend signal is on. Once the time has come when there is no danger of noise caused by the access to the memory unit 43, the control unit 42 turns the demodulation suspend signal off (e.g. at point C), to resume the demodulation of the data piggybacked on the carrier wave. In Fig. 6, for example, there is a possibility that a change of a data value may take place at point A and/or point D, so that the control unit 42 exercises such a control that turns the demodulation suspend signal off at least prior to these points.

In so doing, even if noise appears in power supply voltage waveform due to an access made to the memory unit 43 or other cause, incorrect data recovery can be avoided.

Second Embodiment

In the first embodiment, the demodulation suspend signal is applied to the gate of the transistor 107 to cause a short between node B and node C, so as to prevent incorrect data recovery caused by occurrence of noise in power supply voltage waveform. In the second embodiment, on the other hand, the time constant of the differential circuit made up of the capacitor 104 and the resistor 105 is increased when the demodulation suspend

signal becomes on, to keep the voltage at node B from exceeding the threshold value of the comparator 108 even if noise occurs in power supply voltage waveform.

Fig. 7 is a circuit diagram showing an example construction of a demodulator circuit equipped in the modulation/demodulation unit 41 in the contactless IC card 10 according to the second embodiment of the invention. As shown in the figure, a new capacitor 109 is connected in parallel with the capacitor 103, and the transistor 107 is connected to the capacitor 109, with the demodulation suspend signal being inputted in the gate of the transistor 107. With this construction, the time constant of the CR time constant circuit made up of the capacitor 104 and the resistor 105 is sustained at a higher level while the demodulation suspend signal is on.

As a result, even when noise appears in power supply voltage waveform, the voltage at node B will not exceed the threshold value in the comparator 108, so that the output of the comparator 108 can be kept from being inverted. Here, it is preferable to optimize the capacitance of the capacitor 109 in consideration of the threshold values of the comparator 108 so that the voltage at node B when noise arises will not exceed any of the threshold values.

Third Embodiment

In the third embodiment, the width of the hysteresis of the

comparator 108 is increased (i.e. the upper and lower threshold values of the comparator 108 are respectively increased and decreased by a certain amount) when the demodulation suspend signal becomes on, to thereby prevent incorrect data recovery 5 caused by occurrence of noise in power supply voltage waveform.

Fig. 8 is a circuit diagram showing an example construction of a comparator 108 in a demodulator circuit according to this embodiment. This comparator 108 includes P-channel MOS transistors (hereinafter, "PchMOS transistor") 301 to 305 and N-channel MOS transistors (hereinafter, "NchMOS transistor") 306 to 315. The power supply voltage (Vdd) is inputted in the sources of the PchMOS transistors 301, 304, and 305.

Also, a bias for current control is applied to the gate of the PchMOS transistor 301. The level of this bias voltage is not particularly limited, but is determined based on Vdd and Vref. The voltage of node B is applied to the gate of the PchMOS transistor 302, and the voltage (Vref) of node C is applied to the gate of the PchMOS transistor 303.

Further, the demodulation suspend signal is inputted in the 20 gates of the NchMOS transistors 308 and 312. As a result, the upper and lower threshold values in the comparator 108 are sustained respectively at higher and lower levels while the demodulation suspend signal is on, with it being possible to prevent incorrect data recovery.

Fig. 9 is a timing chart showing the voltage level of each node in the demodulator circuit of the third embodiment, together with the waveform of the demodulation suspend signal. As illustrated, even when the input voltage at node B changes due to occurrence of noise (e.g. at point C), the upper and lower threshold values in the comparator 108 are maintained respectively at higher and lower levels while the demodulation suspend signal is on (e.g. from point A to point B), so that the inversion of the demodulated signal will not occur despite the presence of the noise.

Thus, incorrect data recovery caused by noise in power supply voltage waveform can be prevented by varying the width of the hysteresis of the comparator 108.

Modifications

While the present invention has been described based on the foregoing embodiments, the invention is not limited to such. For instance, the following modifications are possible.

(1) The first to third embodiments may be used in varying combinations.

(2) In the above embodiments, the invention has been applied to the demodulator circuit in which the voltage-divided signal of the power supply voltage (Vdd) flows through the differential circuit made up of the capacitor 104 and the resistor 105 and the resulting differential waveform is inputted in the comparator

108.

However, the invention may also be applied to demodulator circuits of different constructions. Fig. 10 illustrates an application of the invention to a demodulator circuit of a construction different with that embodied above. This demodulator circuit includes PchMOS transistors 401 to 403, NchMOS transistors 404 to 406, a capacitor 407, and a comparator 408. The power supply voltage (Vdd) is applied to the source of the PchMOS transistor 401, and the reference voltage (Vref) is applied to the gates of the NchMOS transistors 404 and 405. Here, one input of the comparator 408 is referred to as node A, and the other input as node B.

This demodulator circuit operates on the following principle. When Vdd decreases, the change in voltage at node B to which the capacitor 407 is connected appear slower than the change in voltage at node A. Which is to say, in the event of a Vdd drop, the voltage at node A remains below the voltage at node B for a certain period. When this happens, the comparator 408 detects the Vdd drop and drives the demodulated signal low. The same principle applies to the case of a Vdd increase.

However, given that power consumption of the memory unit 43 or the like is quite large, it may induce noise in power supply voltage waveform large enough to be mistaken as a change of a data value, thereby causing incorrect data recovery. To prevent

108
107
106
105
104
103
102
101
100

20

this, the transistor 406 is inserted between node A and node B and the demodulation suspend signal is inputted in the gate of the transistor 406, in order to short-circuit node A and node B.

Although the present invention has been fully described by way of examples with reference to the accompanying drawings, it is to be noted that various changes and modifications will be apparent to those skilled in the art. Therefore, unless such changes and modifications depart from the scope of the present invention, they should be construed as being included therein.

What is claimed is:

1 1. A contactless IC card comprising:

2 a demodulator circuit which receives a carrier wave that has
3 been ASK-modulated with digital data, and demodulates the ASK-
4 modulated carrier wave to recover the digital data; and

5 suspending means which suspends the demodulation by the
6 demodulator circuit during periods where there is no possibility
7 of a change of a data value in the digital data.

21 2. The contactless IC card of Claim 1,

22 wherein the demodulator circuit includes:

23 a detector circuit which detects an envelope of the ASK-
24 modulated carrier wave;

25 a reference voltage generator circuit which outputs a
26 reference voltage;

27 a differential circuit which receives the envelope from the
28 detector circuit, and outputs differential components of the
29 received envelope based on the reference voltage; and

30 a comparator circuit which includes a first input terminal
31 for receiving the output of the differential circuit, a second
32 input terminal for receiving the output of the reference voltage
33 generator circuit, and an output terminal, compares a voltage at
34 the first input terminal and a voltage at the second input
35 terminal, and inverts an output of the output terminal if a

16 difference between the two voltages exceeds a predetermined
17 value.

1 3. The contactless IC card of Claim 2,

2 wherein the suspending means includes:

3 a short-circuit control circuit which short-circuits the
4 first input terminal and the second input terminal during the
5 periods where there is no possibility of a change of a data value
6 in the digital data; and

7 ~~16~~
8 a short-circuit control signal output circuit which outputs
9 a short-circuit control signal to the short-circuit control
10 circuit, to indicate the periods during which there is no
possibility of a change of a data value in the digital data.

11 4. The contactless IC card of Claim 3,

12 wherein the short-circuit control circuit is a transistor
13 whose source and drain are connected to different terminals out
14 of the first and second input terminals of the comparator
15 circuit, and whose gate receives the short-circuit control
16 signal.

17 5. The contactless IC card of Claim 4,

18 wherein the short-circuit control signal output circuit
19 includes:

4 a clock generator circuit which generates a clock signal;
5 a counter which counts the number of edges of the clock
6 signal; and

7 controlling means which exercises control so that the short-
8 circuit control signal is asserted when the count in the counter
9 reaches a predetermined number.

1 6. The contactless IC card of Claim 5, further comprising
2 a memory which stores the recovered digital data under the
3 control by the controlling means,

4 wherein the controlling means accesses the memory during
5 periods where the short-circuit control signal stays asserted.

6 7. The contactless IC card of Claim 2,
7 wherein the differential circuit is a CR time constant
8 circuit, and

9 wherein the suspending means includes:
10 a time constant increase circuit which sustains a time
11 constant of the CR time constant circuit at a higher level during
12 the periods where there is no possibility of a change of a data
13 value in the digital data; and

14 a time constant control signal output circuit which outputs
15 a time constant control signal to the time constant increase
16 circuit, to indicate the periods during which there is no

12 possibility of a change of a data value in the digital data.

8. The contactless IC card of Claim 7,
wherein the time constant increase circuit includes:
a first capacitor which is connected in parallel with a
second capacitor included in the CR time constant circuit; and
a switching element which is connected in series with the
first capacitor, and receives the time constant control signal
from the time-constant control signal output circuit.

9. The contactless IC card of Claim 8,
wherein the switching element is a transistor whose source
or drain is connected with the first capacitor, and whose gate
receives the time constant control signal.

10. The contactless IC card of Claim 7,
wherein the time constant control signal output circuit
includes:
 - a clock generator circuit which generates a clock signal;
 - a counter which counts the number of edges of the clock
signal; and
 - controlling means which exercises control so that the time
constant control signal is asserted when the count in the counter
reaches a predetermined number.

1 11. The contactless IC card of Claim 10, further
2 comprising

3 a memory which stores the recovered digital data under the
4 control by the controlling means,

5 wherein the controlling means accesses the memory during
6 periods where the time constant control signal stays asserted.

1 12. The contactless IC card of Claim 2,

2 wherein the comparator circuit has a hysteresis between upper
3 and lower threshold values with respect to the reference voltage,
4 the upper threshold value being a sum of the predetermined value
5 and the reference voltage, and the lower threshold value being a
6 difference of the predetermined value from the reference
7 voltage,

8 wherein the suspending means includes
9 a hysteresis control signal output circuit which outputs a
10 hysteresis control signal to the comparator circuit, to indicate
11 the periods during which there is no possibility of a change of
12 a data value in the digital data, and

13 wherein the comparator circuit includes
14 a hysteresis control circuit which sustains the predetermined
15 value at a higher level to thereby sustain the width of the
16 hysteresis at a greater level, during the periods where there is

17 no possibility of a change of a data value in the digital data.

1 13. The contactless IC card of Claim 12,
2 wherein the hysteresis control signal output circuit
3 includes:

4 a clock generator circuit which generates a clock signal;
5 a counter which counts the number of edges of the clock
6 signal; and

7 controlling means which exercises control so that the
8 hysteresis control signal is asserted when the count in the
9 counter reaches a predetermined number.

14. The contactless IC card of Claim 13, further
comprising

a memory which stores the recovered digital data under the
control by the controlling means,

5 wherein the controlling means accesses the memory during
6 periods where the hysteresis control signal stays asserted.

ABSTRACT OF THE DISCLOSURE

In a contactless IC card that performs envelope detection on an ASK-modulated carrier wave and demodulates the carrier wave to recover data piggybacked thereon, demodulation is suspended during periods where there is no possibility of a change of a data value (from data 0 to data 1, or from data 1 to data 0) in the digital data piggybacked on the carrier wave. In so doing, incorrect data recovery can be prevented even when noise arises in power supply voltage waveform due to power consumption of an internal memory or the like.

Fig. 1




Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9





Fig. 10



DOCKET NO.

Declaration and Power of Attorney For Patent Application

English Language Declaration

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

CONTACTLESS IC CARD FOR PREVENTING INCORRECT DATA RECOVERY
IN DEMODULATION OF AN AMPLITUDE-MODULATED CARRIER WAVE

the specification of which

(check one)

is attached hereto.

was filed on _____ as United States Application No. or PCT International Application Number _____
 and was amended on _____
 (if applicable)

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, Section 1.56.-

I hereby claim foreign priority benefits under Title 35, United States Code, Section 119(a)-(d) or Section 365(b) of any foreign application(s) for patent or inventor's certificate, or Section 365(a) of any PCT International application which designated at least one country other than the United States, listed below and have also identified below, by checking the box, any foreign application for patent or inventor's certificate or PCT International application having a filing date before that of the application on which priority is claimed.

Prior Foreign Application(s)

Priority Not Claimed

11-268632 (Number)	Japan (Country)	22/September/1999 (Day/Month/Year Filed)	<input type="checkbox"/>
_____	_____	_____	<input type="checkbox"/>
_____	_____	_____	<input type="checkbox"/>

I hereby claim the benefit under 35 U.S.C. Section 119(e) of any United States provisional application(s) listed below:

(Application Serial No.)	(Filing Date)
(Application Serial No.)	(Filing Date)
(Application Serial No.)	(Filing Date)

I hereby claim the benefit under 35 U. S. C. Section 120 of any United States application(s), or Section 365(c) of any PCT International application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT International application in the manner provided by the first paragraph of 35 U.S.C. Section 112, I acknowledge the duty to disclose to the United States Patent and Trademark Office all information known to me to be material to patentability as defined in Title 37, C. F. R., Section 1.56 which became available between the filing date of the prior application and the national or PCT International filing date of this application:

<input checked="" type="checkbox"/> (Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
<input type="checkbox"/> (Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)
<input type="checkbox"/> (Application Serial No.)	(Filing Date)	(Status) (patented, pending, abandoned)

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named Inventor, I hereby appoint the following attorney(s) and/or agent(s) to prosecute this application and transact all business in the Patent and Trademark Office connected therewith. (list name and registration number)

Joseph W. Price, Reg. No. 25,124

Doyle B. Johnson, Reg. No. 39,240

Albin H. Gess, Reg. No. 25,726


Michael J. Moffatt, Reg. No. 39,304


Franklin D. Ubell, Reg. No. 27,009.

Bradley D. Blanche, Reg. No. 38,387

Send Correspondence to: Joseph W. Price
PRICE, GESS & UBELL
2100 S.E. Main St., Ste. 250
Irvine, CA 92614

Direct Telephone Calls to: (name and telephone number)
Joseph W. Price, 949/261-8433

Full name of sole or first Inventor	Joji NAKANE	
Sole or first Inventor's signature		
	Date 12/September/2000	
Residence	5-9-23, Jingu, Nara-shi, Nara-ken, 631-0804, Japan	
Citizenship	Japan	
Post Office Address	same as residence	

Full name of second Inventor, if any	Tatsumi SUMI	
Second Inventor's signature		
	Date 12/September/2000	
Residence	1-2-20-401, Kosobe-cho, Takatsuki-shi, Osaka-fu, 569-1115 Japan	
Citizenship	Japan	
Post Office Address	same as residence	

United States Patent & Trademark Office
Office of Initial Patent Examination -- Scanning Division



Application deficiencies were found during scanning:

Page(s) _____ of _____ were not present
for scanning. (Document title)

Page(s) _____ of _____ were not present
for scanning. (Document title)

No certificate of express mail.

Scanned copy is best available.